## (19) World Intellectual Property Organization International Bureau





## (43) International Publication Date 27 June 2002 (27.06.2002)

### **PCT**

# (10) International Publication Number WO 02/50665 A1

(51) International Patent Classification7: G06F 9/318, 9/38

(21) International Application Number: PCT/IB01/02403

(22) International Filing Date: 6 December 2001 (06.12.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

00204650.6

20 December 2000 (20.12.2000) E

(71) Applicant: KONINKLIJKE PHILIPS ELECTRON-ICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors: OLIVEIRA KASTRUP PEREIRA DE, Bernardo; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **HOOGERBRUGGE**, Jan; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: DE JONG, Durk, J.; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (national): JP, KR.


(84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

#### Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: DATA PROCESSING DEVICE WITH A CONFIGURABLE FUNCTIONAL UNIT



(57) Abstract: A data processing device has a configurable functional unit for executing an instruction according to a configurable function. The configurable functional unit has a plurality of independent configurable logic blocks for performing programmable logic operations to implement the configurable function. Configurable connection circuits are provided between the configurable logic blocks and both the inputs and the outputs of the configurable functional unit. This allows an optimalization of the distribution of logic functions over the configurable logic blocks.



O 02/50665 A1

10

15

20

25

Data processing device with a configurable functional unit

The field of the invention is a data processing device with a configurable functional unit.

Conventional processing devices have a predetermined instruction set that comprises general purpose instructions like "ADD", "LOAD", "AND", "SHIFT" etc. for performing general purpose operations on operands specified in these instructions. Generally speaking, any processing task can be implemented using such general purpose instructions. One or more general purpose functional units provide for the execution of such general-purpose instructions.

A data processing device with a configurable functional unit is known from PCT patent application WO 00/49496 (by the same assignee (assignee reference PHN 17306)). A configurable functional unit provides for special, "configurable" instructions that cause the processing device to perform some special purpose operation on an operand. The special purpose operation is defined specifically for a program or set of programs that have to be executed. The special purpose operation is selected to optimize execution of a processing task or processing tasks. The programmer (or a compiler) identifies a complex of operations that has to be executed repeatedly to perform this processing task or tasks and which would cost a considerable amount of time or resources to implement in a program with general purpose instructions. A configuration is then designed that causes the configurable functional unit to execute this complex of operations when it encounters a special instruction. The configurable functional unit is configured accordingly and a program is generated that contains the special instructions at those points where the complex of operations is to be executed.

The configurable functional unit is implemented using for example a set of programmable logic blocks, containing for example first level logic gate circuits with logic gate inputs connected to each of a number of inputs for different bits of the operand of the special instruction. The connections between the bits and the inputs of the logic gate can be activated or de-activated by means during configuration. Similarly, the logic block may contain a second and further level logic gates that have inputs connected to outputs of lower level logic gates. The connections between these inputs and outputs can also be activated or

deactivated during configuration. As a result, when the specific instruction is executed, the logic gates operate using selected ones of the bits of the operand of the instruction.

2

A set of several independent programmable logic blocks is used in the configurable functional unit to configure operations performed in response to the specific instruction, rather than a single, large many input-output programmable logic block. The combined complexity of several reduced input/output, independent logic blocks is smaller than that of a large programmable logic block.

5

10

15

20

25

The bits from the operand of the specific instructions are routed to the inputs of the various programmable logic blocks. The outputs of the programmable logic blocks are connected to the various bits of the output of the configurable unit that produces the result of the specific instruction. The bits of the operand of the specific instruction are routed to the appropriate programmable logic blocks to ensure that the appropriate bits of the operand are supplied to those programmable logic blocks that produce result bits that depend on those bits of the operands.

For this purpose, the configurable functional unit contains a programmable connection circuit between the operand input of the functional unit and the programmable logic blocks. During configuration this programmable connection circuit is configured so that it provides the connections required by the configured operation.

A programmable logic block of given complexity can only implement operations up to a certain level of complexity. This limits the complexity of the operations that the configurable functional unit can be configured to execute.

Amongst others, it is an object of the invention to provide for a data processing device with a configurable functional unit that is able to implement operations with greater complexity, given programmable logic blocks of a give complexity.

A data processing device according to the invention is set forth in claim 1.

30 According to the invention, a second connection circuit is provided between the outputs of the programmable logic blocks and the outputs of the functional units that output the result of the specific instruction. Thus, there are connection circuits at two locations, both in front of the programmable logic blocks and at the back of the programmable logic blocks. At first sight, this would appear to be redundant, for if any bit of the operand can be routed to any

programmable logic block then this bit can simply be routed to any programmable logic block that produce a specific bit of the result of the instruction. There seems to be no need to reroute the output of the programmable logic block yet once more.

However, a fixed routing of the outputs of the programmable logic blocks limits the maximum complexity of the operations that can be implemented. Suppose a first set of bits of the result of the specific instruction each requires a large complexity in the programmable logic blocks and a second set of bits each requires little complexity. If the first set of bits has to be produced by a first programmable logic block and the second set has to be produced by a second programmable logic block, then the first programmable logic block might have insufficient capacity at a time when the second programmable logic block is underutilized. By configuring the connection between the outputs of the programmable logic blocks and the outputs for the result of the configurable functional unit, it is made possible that the computation of the bits of the result of the instruction can be distributed over the various programmable logic blocks so as to balance the complexity of the operations for which of the functional units need to be configured. Thus, a more complex combination of operations for different result bits can be implemented than in a processor where there is a fixed connection between result bits and outputs of the programmable logic blocks.

In principle, a full connection network may be provided that is able to connect any one of the outputs of the programmable logic blocks to any one of the bits of the result. However, in an embodiment, each bit of the result is associated with one bit of the outputs of each respective programmable logic block. The connection circuit contains a multiplexer for the bit, which has inputs connected to the one bit of each of the programmable logic blocks. The connection made by the multiplexer is configurable. When a programmable logic block produces a particular bit of the result, the programmable logic block is configured so that the logic circuits that produce the bit are the circuits connected to the output that is connected to the multiplexer for the particular bit. Thus, any required connection can be realized with only limited overhead for the connection circuit between the programmable logic blocks and the output of the functional unit.

30

5

10

15

20

25

These and other advantageous aspects of the data processing device according to the invention will be described in more detail using the following figures of which

4

Figure 1 shows a data processing device

Figure 2 shows a connection circuit

Figure 3 shows a flow-chart for configuring and programming a data processing device.

. 5

10

15

20

25

30

Figure 1 shows a processing device. The device contains an instruction issue unit 10, a register file 12, functional units 14a,b and configurable functional unit 16. The instruction issue unit 10 has outputs connected to the functional units 14a,b and 16. The functional units 14a,b, 16 have ports connected to read and write ports of the register file 12.

Two functional units 14a,b, shown by way of example, are standard non-configurable functional units 14a,b such as an ALU (arithmetic-logic unit), or a memory load store unit etc. Functional unit 16 is a configurable functional unit. The processing device may contain more of such configurable functional units 14, which is capable of receiving the instructions and performing operations on operands from register file 12, but by way of example only one configurable functional unit 16 is shown.

The configurable functional unit 16 contains a first and second input port 160a,b, a first connection circuit 162, four programmable logic blocks 164a-d, a second connection circuit 166, an output port 168 and a configuration control unit 169. The input ports 160a,b interconnect read ports of the register file 12 and, via the first connection circuit 162, the programmable logic blocks 164a-d. The output port 168 interconnects a write port of the register file 12 and, via the second connection circuit 166, the programmable logic blocks 164a-d. The configuration control circuit 169 has configuration control outputs coupled to a first connection circuit 162, programmable logic blocks 164a-d and second connection circuit 166.

In operation, instruction issue unit 10 issues successive instructions to the functional units 14a,b, 16. (For this purpose, instruction issue unit 10 may contain for example an instruction memory, an instruction cache, a program counter, a branch unit etc. not shown in figure 1). The instructions may be issued in parallel to the functional units 14a,b 16, for example in case of a VLIW or superscalar type of architecture or in series, in which case instruction issue unit 10 selects which of the functional units 14a,b, 16 has to execute the instructions. Functional units 14a,b, 16 pass operand and result register selection codes from the instructions to the their ports to register file 12 (the ports may be shared among a set of different functional units 14a,b 16, as long as only one of the set accesses the register file 12

at a time). Functional units 14ab, 16 execute the instructions that they are ordered to execute by the instruction issue unit 10, using operands form the register file 12 as addressed by the instructions and writing results to the register file 12 as specified in the instructions.

The way configurable functional unit 16 executes instructions depends on configuration data supplied by configuration control circuit 169. This configuration data may be loaded into configuration control circuit 169 via a load connection (not shown) for example under control of special configuration data load instructions from instruction issue unit 10, or via a scan chain etc.

5

10

15

20

25

30

First connection circuit 162 passes bits from the operands at input ports 160a,b to selected ones of the inputs of programmable logic blocks 164a-d. Selection is under control of the configuration control circuit. In principle any bit may be passed to any input of any programmable logic block 164a-d.

Programmable logic blocks may have a structure which is known per se for conventional programmable logic devices such as PLD's PLA's etc. Programmable logic blocks 164a-d perform logic operations on the bits of the operands. These logic operations may include a logic (N)OR of the signals at their inputs, a logic (N)AND, an exclusive OR etc. The results of these operations may again be subjected to similar logic operations in the programmable logic blocks 164a-d. These logic operations are performed for example by logic gates with connections to the inputs of the programmable logic blocks 164a-d, or to other logic gates in the programmable logic blocks 164a-d. These connections are activated or de-activated under control of configuration control circuit 169. When the configurable functional unit 16 executes an instruction, bit signals from the operands flow through the connections and the logic gates as configured through configuration control circuit 169.

Preferably, programmable logic blocks 164a-d are symmetric with respect to their outputs. That is, they are laid out so that if a logic relation can be realized that makes the signal at a first output depend in a certain way on signals at a first set of inputs, then it is also possible to make other outputs depend in that way on the signals at the first set of inputs. This provides for a powerful design freedom to map logic functions onto the programmable logic blocks 164a-d. Thus, it is easier to distribute the programmable logic that is needed to realize different bits in the result over different programmable logic blocks 164a-d if that is needed to make effective use of the programmable logic blocks 164a-d. Preferably, the programmable logic blocks 164a-d are also symmetric at least with respect to groups of their outputs, in the sense that if a certain logic relation can be realized as a function of an input

10

15

20

25

30

6

signal from a group of inputs, then the same logic relation can be realized as a function of the input signal from other inputs in that group. This also provides mapping freedom.

Second connection circuit 166 passes signals from the outputs of programmable logic blocks 164a-d to selected ones of the bits in the result produced at the output port 168 of the configurable functional unit 16. The bit in the result to which an output of functional logic block 164a-d is connected is selected under control of configuration control circuit 169. This is independently configurable at the level of individual bits. Output port 168 passes the bits of the result to a write port of the register file 12, where the result is stored in a register indicated by the instruction, for later use as an operand during execution of another instruction by a functional unit 14a,b, 16.

Without deviating from the invention, additional programmable logic (not shown) may be added between the second connection circuit 166 and the output port, to form the bits of the result form logic function combinations of the outputs of programmable logic blocks 164a-d.

Figure 2 shows a connection circuit 20 for use as second connection circuit 166 in the configurable functional unit of figure 1. The connection circuit 20 comprises a number of multiplexers 22a-c, each with a bit output coupled to a different bit in the result that is passed to the register file 12. The multiplexers 22a-c have inputs coupled to the outputs of programmable logic blocks 164a-d. Each multiplexer 22a-c operates under control of configuration data from configuration control circuit 169 (not shown in figure 2), to route a signal from a selected one of its inputs to its output.

In this embodiment, each multiplexer is coupled to only one output from each functional logic block 164a-d. For example, a first output of each programmable logic block 164a-d is coupled to a first one of the multiplexers 164a, a second output of each programmable logic block 164a-d is coupled to a second one of the multiplexers 164b and so on. This reduces the amount of hardware needed for the connection circuit 20. When the configurable functional unit 16 is configured to perform a specific instruction, and a bit in the result has to depend on the bits in the operands according to a certain logic function, the programmable logic blocks 164a-d are configured so that the logic function is performed to produce a signal at an output that is connected to a multiplexer 164a-c which is connected to this bit in the result.

Other ways of connecting the outputs of the programmable logic blocks 164ad to bits of the result can also be used, for example, using fixed connections between part of the outputs and part of the result bits and more fully configurable connections between the

10

15

20

25

30

PCT/IB01/02403

remainder of the outputs and the remainder of the result bits. The first connection circuit 162 and the programmable logic blocks 164a-d are then configured so that the required logic for result bits with fixed connections to outputs is configured in programmable logic gates that are connected to these outputs. The remainder of the logic, for other result bits, is distributed over the remaining programmable logic in the blocks 164a-d, leading to output of the result bits at outputs of the programmable logic blocks 164a-d that are connected to the appropriate result bits in via the connection circuit 166.

In each of these examples, a second connection circuit 166 with restricted routing capability can be used, because the flexibility of distribution of the configuration over the programmable logic blocks 164a-d and the first connection circuit 162 makes it possible to route the result bits to outputs of the programmable logic blocks 164a-d that can be connected to the appropriate result bits. The restrictions in routing capability reduce the required amount of circuitry and the delay of the second connection circuit 166. Similarly, the routing capability of the first connection circuit 162 may be reduced.

For maximum programmability either the first connection circuit 162 or the second connection circuit 166 preferably has a fixed routing to one input or output of the one of the functional blocks 164a-d, the other inputs and output being arbitrarily routable to the operand inputs and the result outputs.

Figure 3 shows a flow chart of a method of configuring a configurable functional unit. Preferably this method is executed by a host computer that generates a program for the data processing device of figure 1. In a first step 31 the host computer receives a description of a processing task that has to be performed by the data processing device. This description can be in the form of a program in a high level programming language, like the "C" language.

In a second step 32 the host computer determines a set of basic operations that has to be performed for implementing the processing task. This can be done for example by compilation of the program in the high level language. In principle each basic operation can be mapped to one or more machine instructions that can be executed by general purpose functional units 14a,b.

In a third step 33 the host computer identifies a candidate complex of operations that lends itself to implementation as an instruction to be executed by configurable functional unit 16. The word "complex" as used here refers to a plurality of operations and their mutual dependency through the use of results of one operation as operand for another operation. Such identification is known per se for known computers with configurable

10

15

20

25

30

functional units. It can be realized for example by representing the programming task as a flow graph, in which nodes represent operations (possibly at a bit level) and links represent dependencies. A complex is a subgraph of this flow graph. By means of a profile of execution of the task one can identify subgraphs with a limited number of inputs and outputs that are executed often, or which occur at many locations in the program. Such subgraphs represent complexes of operations that are candidates for special instructions.

In a fourth step 34 the host computer attempts to find a configuration for the configurable functional units. That is, it attempts to find a configuration for the first connection circuit 162, the programmable function blocks 164a-d and the second connection circuit 166, so that the relation between the operands at the input ports 160a,b and the result at the output port 168 is as required for the candidate. In principle, the host computer has to map logical operations to different logic circuits in the programmable logic blocks 164a-d for the computation of each of the bits of the result. Different mappings, in which a logic operation is mapped to different logic circuits are possible. The host computer attempts to find such a mapping that all bits of the result can be computed with the logic circuits available in the programmable logic blocks.

According to the invention, the host computer considers mapping the logic operations for a bit of the result to different ones of the programmable logic blocks 164a-d. This is done for example by first generating an assignment of result bits to programmable logic blocks 164a-d. Subsequently, for each programmable logic block 164a-d, the host computer assigns logic circuits to the logical operations required for the bits of the result assigned to that block 164a-b. This is done for one bit of the result after another. If it is possible to assign logic circuits for all result bits, the mapping succeeds. If not, because insufficient logic circuits are left in the programmable logic block 164a-b before the logic functions for all result bits have been implemented, the mapping fails and the host computer tries another assignment of result bits to programmable logic blocks 164a-d. Thus the host computer tries all possible assignments of result bits to logic blocks until the mapping succeeds or until all assignments fail, in which case the host computer cannot find a configuration.

As a result of the selection of the assignment of result bits to various programmable logic blocks 164a-d, it follows how the second connection circuit 166 should be configured to route the bits from the programmable logic blocks 164a-d to the output port. Similarly, it follows from the assignment of logic circuits how the first connection circuit

9

must be configured to route bits of the operands from the input ports 160a,b to the programmable logic blocks 164a-d.

5

10

15

20

25

30

In a fifth step 35 the host computer detects whether it has been impossible to find a configuration. If so, the method returns to the third step 33 and another candidate complex of operations is selected. If it was possible to find a configuration that implements the candidate complex of operations, the host computer may also return to the third step to find other configurable candidates, in order to select a most effective candidate later on. In any case, the method proceeds to a sixth step 36 if at least one configurable candidate has been found.

In the sixth step 36, the configurable functional unit is configured according to the candidate found in the preceding steps. This means that the programmable logic blocks 164a-d and the connection circuits 162, 166 are configured as selected in the fourth step.

In a seventh step a program of instructions for the functional units 14a,b, 16 is generated that implements the processing task. In the program the complex of operations that has been selected in the third step 33 is replaced by a special instruction that causes configurable functional unit 16 to execute the complex of operations. This program is downloaded into instruction issue unit 10 for execution.

Of course, the skilled person will appreciate that various deviations from the flow chart of figure 3 are possible. For example, the candidate complex of operations may be selected for a set of programs rather than for a single program. In another example the configuration selection step 34 may have to account for various hardware constraints. The program with the special instruction may be generated before configuring the configurable functional unit 16. Configuration may be permanent, performed during manufacture of the processing device, or task dependent, performed each time before a task is executed or even during execution of a task, between execution of different parts of a task that profit from different configurable instructions. In an embodiment of the configurable functional unit, at least the programmable logic blocks 164a-d also receive opcode information from the instruction issue unit 10. In this case, the output signal of the programmable logic blocks 164a-d can be made to depend on the opcode, which makes it possible to implement more than one configurable instruction with the same configuration. Thus, effectively, there are several configurable instructions, the opcode of the different instructions signaling the configurable functional unit which of the configurable instructions should be executed.

CLAIMS:

15

20

- 1. A data processing device that is capable of executing a program comprising an instruction, the device comprising a configurable functional unit for executing the instruction according to a configurable function that is configured outside the instruction, the configurable functional unit having
- a unit input and a unit output for inputting and outputting bits of an operand and a result to a source and destination register specified by the instruction respectively, the configurable functional unit comprising
  - a plurality of independent configurable logic blocks for performing programmable logic operations to implement the configurable function;
- a first programmable connection circuit between the unit input and the logic blocks, for selectively coupling inputs of the logic blocks to bits from the unit input, dependent on the configured function;
  - a second programmable connection circuit between the logic blocks and the unit output, for selectively coupling bits of the unit output to outputs of the logic blocks, dependent on the configured function.
  - 2. A data processing device according to Claim 1, each logic block having a plurality of outputs, at least one of the bits of the unit output being connectable exclusively to one of the outputs of each logic block, the second programmable connection circuit comprising a multiplexer for coupling the one of the outputs of a selected one of the logic blocks to the at least one of the bits of the unit output.
- A data processing device according to Claim 2, each logic block having a plurality of outputs, each of the bits of the unit output being connectable exclusively to a respective one of the outputs of each logic block, the second programmable connection circuit comprising a respective multiplexer for each particular bit of the unit output, for coupling the respective one of the outputs of a selected one of the logic blocks to the particular bit of the unit output.

4. A data processing device according to Claim 1, either the first programmable connection circuit or the second programmable connection circuit having a fixed, unprogrammable connection to the an input or output of one of the independent configurable logic blocks and a programmable connection to a remainder of the inputs and outputs.

5


10

15

20

30

- 5. A method of programming a configurable processing device to perform a processing task, wherein the device has a configurable functional unit that comprises several programmable logic blocks, the method comprising
- identifying a special complex of operations that occurs in the task and requires an operand data word and produces a result data word;
- searching for an assignment of the logic operations for producing different bits of the result to different ones of the programmable logic blocks, so that the logic operations for producing a subset of the bits of the result that, if implemented together in one of the programmable logic blocks, would exceed the capacity of that one of the programmable logic blocks, are distributed over different ones of the logic blocks;
- programming each of the programmable logic blocks to perform the logic operations for the bits of the result assigned to it;
- programming connection circuits in front of the programmable logic blocks and subsequent to programmable logic blocks so as to route bits of an operand of a special instruction to the programmable logic blocks that use those bits of the operand in the logic operations and so as to route outputs of the programmable logic blocks to bits of the result to which the programmable logic blocks are assigned.
- 6. A method of executing a program with a processing device with a configurable functional unit, the method comprising executing the following steps in response to a configurable instruction
  - inputting bits of an operand of the configurable instruction into the configurable functional unit;
  - selectively coupling the bits of the operands to inputs of logic blocks, dependent on a configured function;
    - performing programmable logic operations to implement the configurable function;
    - selectively coupling outputs of the logic blocks to bits of a result, dependent on a configured function.






FIG. 2

3/3




FIG. 3

## INTERNATIONAL SEARCH REPORT

Inter al Application No PCT/IB 01/02403

		PC1/18 01/02	403	
A. CLASSIF IPC 7	FICATION OF SUBJECT MATTER G06F9/318 G06F9/38			
According to	International Patent Classification (IPC) or to both national classification	ion and IPC		
B. FIELDS S	SEARCHED			
IPC 7	cumentation searched (classification system followed by classification G06F			
	ion searched other than minimum documentation to the extent that su		ed	
Electronic da	ata base consulted during the international search (name of data base	e and, where practical, search terms used)		
EPO-Ini	ternal, INSPEC			
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT			
Category °	Citation of document, with indication, where appropriate, of the rele	vant passages	Relevant to claim No.	
Х	WO 00 17771 A (SIEMERS CHRISTIAN RALF (DE); KLEVE HELGE (DE); SIEM 30 March 2000 (2000-03-30) the whole document	;ARNOLD ENS AG)	1,5,6	
X	WO 98 57252 A (ABBOTT CURTIS ;MAL MICROSYSTEMS INC (US)) 17 December 1998 (1998-12-17) the whole document	LEABLE -/	1-4,6	
X Furti	ther documents are listed in the continuation of box C.	Patent family members are listed in a	nnex.	
*A' document defining the general state of the art which is not considered to be of particular relevance  'E' earlier document but published on or after the international filling date  'L' document which may throw doubts on priority claim(s) or		T* tater document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive slep when the document is combined with one or more other such documents, such combination being obvious to a person skilled		
	nent published prior to the international filing date but than the priority date claimed	in the art.  *&* document member of the same patent fam	nity	
Date of the	actual completion of the international search	Date of mailing of the International search	h report	
2	28 March 2002	09/04/2002		
Name and	mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk	Authorized officer		
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Klocke, L		

### INTERNATIONAL SEARCH REPORT

Intel 181 Application No PCT/IB 01/02403

	PC1/1B 01/02403	
	Relevant to claim No.	
Citation of document, with indication, where appropriate, of the relevant passages	Helevant to claim No.	
"SUPERSCALAR PROCESSOR ARCHITECTURE USING FLEXIBLE EXECUTION UNIT" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 37, no. 2B, 1 February 1994 (1994-02-01), pages 699-702, XP000434005 ISSN: 0018-8689 the whole document	1,6	
EP 1 059 580 A (SIEMENS AG) 13 December 2000 (2000-12-13) the whole document	1,6	
ZHI ALEX YE ET AL: "CHIMAERA: A HIGH-PERFORMANCE ARCHITECTURE WITH A TIGHTLY-COUPLED RECONFIGURABLE FUNCTIONAL UNIT" PROCEEDINGS OF THE 27TH. INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE. (ISCA-27). VANCOUVER, BRITISH COLUMBIA, CANADA, JUNE 12-14, 2000, INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE.(ISCA), LOS ALAMITOS, CA: IEEE COMP. SOC, US, 10 June 2000 (2000-06-10), pages 225-235, XP001003062 ISBN: 0-7803-6518-6 the whole document	5	
WO 98 32071 A (INFINITE TECHNOLOGY CORP) 23 July 1998 (1998-07-23) the whole document	1,5,6	
	"SUPERSCALAR PROCESSOR ARCHITECTURE USING FLEXIBLE EXECUTION UNIT"  IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 37, no. 2B, 1 February 1994 (1994-02-01), pages 699-702, XP000434005  ISSN: 0018-8689 the whole document  EP 1 059 580 A (SIEMENS AG) 13 December 2000 (2000-12-13) the whole document  ZHI ALEX YE ET AL: "CHIMAERA: A HIGH-PERFORMANCE ARCHITECTURE WITH A TIGHTLY-COUPLED RECONFIGURABLE FUNCTIONAL UNIT"  PROCEEDINGS OF THE 27TH. INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE. (ISCA-27). VANCOUVER, BRITISH COLUMBIA, CANADA, JUNE 12-14, 2000, INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE. (ISCA), LOS ALAMITOS, CA: IEEE COMP. SOC, US, 10 June 2000 (2000-06-10), pages 225-235, XP001003062  ISBN: 0-7803-6518-6 the whole document  WO 98 32071 A (INFINITE TECHNOLOGY CORP) 23 July 1998 (1998-07-23)	

## INTERNATIONAL SEARCH REPORT

mormation on patent family members

Inter Nai Application No
PCT/IB 01/02403

	tent document in search report		Publication date		Patent family member(s)	Publication date
WO	0017771	A	30-03-2000	DE CN WO EP US	19843640 A1 1319210 T 0017771 A2 1116128 A2 2002010852 A1	30-03-2000 24-10-2001 30-03-2000 18-07-2001 24-01-2002
WO	9857252	A	17-12-1998	US AU EP WO US US	6006321 A 8140098 A 1010061 A1 9857252 A1 6121791 A 6150836 A 6351142 B1	21-12-1999 30-12-1998 21-06-2000 17-12-1998 19-09-2000 21-11-2000 26-02-2002
EP	1059580	A	13-12-2000	EP WO	1059580 A1 0077624 A1	13-12-2000 21-12-2000
WO	9832071	A	23-07-1998	US TW WO US	6247036 B1 384447 B 9832071 A2 2002002573 A1	12-06-2001 11-03-2000 23-07-1998 03-01-2002